SDRAM Archives | Tech ARP

Memory DQ Drive Strength from The Tech ARP BIOS Guide!
Posted by Dr. Adrian Wong
|Date: February 03, 2020

Memory DQ Drive Strength from The Tech ARP BIOS Guide!
Memory DQ Drive Strength Common Options : Not Reduced, Reduced 15%, Reduced 30%, Reduced 50% Memor ...
Memory DQ Drive Strength Common Options : Not Reduced, Reduced 15%, Reduced 30%, Reduced 50% Memory DQ Drive Strength : A Quick Review The Memory DQ Drive Strength BIOS feature allows you to re ...
February 03, 2020
| by Dr. Adrian Wong
Read more
Bank Swizzle Mode from The Tech ARP BIOS Guide
Posted by Dr. Adrian Wong
|Date: September 02, 2019

Bank Swizzle Mode from The Tech ARP BIOS Guide
Bank Swizzle Mode Common Options : Enabled, Disabled Quick Review of Bank Swizzle Mode Bank Swizzl ...
Bank Swizzle Mode Common Options : Enabled, Disabled Quick Review of Bank Swizzle Mode Bank Swizzle Mode is a DRAM bank address mode that remaps the DRAM bank address to appear as physical addr ...
September 02, 2019
| by Dr. Adrian Wong
Read more
SDRAM PH Limit from the Tech ARP BIOS Guide
Posted by Dr. Adrian Wong
|Date: November 27, 2018

SDRAM PH Limit from the Tech ARP BIOS Guide
SDRAM PH Limit Common Options : 1 Cycle, 4 Cycles, 8 Cycles, 16 Cycles, 32 Cycles Quick Review of ...
SDRAM PH Limit Common Options : 1 Cycle, 4 Cycles, 8 Cycles, 16 Cycles, 32 Cycles Quick Review of SDRAM PH Limit SDRAM PH Limit is short for SDRAM Page Hit Limit. The SDRAM PH Limit BIOS featur ...
November 27, 2018
| by Dr. Adrian Wong
Read more
SDRAM Cycle Length from The Tech ARP BIOS Guide
Posted by Dr. Adrian Wong
|Date: June 03, 2018

SDRAM Cycle Length from The Tech ARP BIOS Guide
SDRAM Cycle Length Common Options : 2, 3 (SDR memory) or 1.5, 2, 2.5, 3 (DDR memory) Quick Review ...
SDRAM Cycle Length Common Options : 2, 3 (SDR memory) or 1.5, 2, 2.5, 3 (DDR memory) Quick Review of SDRAM Cycle Length The SDRAM Cycle Length BIOS feature is same as the SDRAM CAS Latency Time ...
June 03, 2018
| by Dr. Adrian Wong
Read more
DCLK Feedback Delay – The Tech ARP BIOS Guide
Posted by Dr. Adrian Wong
|Date: January 07, 2018

DCLK Feedback Delay – The Tech ARP BIOS Guide
DCLK Feedback Delay Common Options : 0 ps, 150 ps, 300 ps, 450 ps, 600 ps, 750 ps, 900 ps, 1050 ps ...
DCLK Feedback Delay Common Options : 0 ps, 150 ps, 300 ps, 450 ps, 600 ps, 750 ps, 900 ps, 1050 ps Quick Review of DCLK Feedback Delay DCLK is the clock signal sent by the SDRAM controller to t ...
January 07, 2018
| by Dr. Adrian Wong
Read more
SDRAM Page Hit Limit – The Tech ARP BIOS Guide
Posted by Dr. Adrian Wong
|Date: December 04, 2017

SDRAM Page Hit Limit – The Tech ARP BIOS Guide
SDRAM Page Hit Limit Common Options : 1 Cycle, 4 Cycles, 8 Cycles, 16 Cycles, 32 Cycles Quick Revi ...
SDRAM Page Hit Limit Common Options : 1 Cycle, 4 Cycles, 8 Cycles, 16 Cycles, 32 Cycles Quick Review of SDRAM Page Hit Limit The SDRAM Page Hit Limit BIOS feature is designed to reduce the data ...
December 04, 2017
| by Dr. Adrian Wong
Read more
In-Order Queue Depth – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: October 15, 2017

In-Order Queue Depth – The BIOS Optimization Guide
In-Order Queue Depth Common Options : 1, 4, 8, 12 Quick Review of In-Order Queue Depth The In-Orde ...
In-Order Queue Depth Common Options : 1, 4, 8, 12 Quick Review of In-Order Queue Depth The In-Order Queue Depth BIOS feature controls the use of the processor bus' command queue. Normally, ther ...
October 15, 2017
| by Dr. Adrian Wong
Read more
2T Command – BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: October 14, 2017

2T Command – BIOS Optimization Guide
2T Command Common Options : Enabled, Disabled, Auto Quick Review of 2T Command The 2T Command BIOS ...
2T Command Common Options : Enabled, Disabled, Auto Quick Review of 2T Command The 2T Command BIOS feature allows you to select the delay between the assertion of the Chip Select signal till th ...
October 14, 2017
| by Dr. Adrian Wong
Read more
Idle Cycle Limit – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: October 08, 2017

Idle Cycle Limit – The BIOS Optimization Guide
Idle Cycle Limit Common Options : 0T, 16T, 32T, 64T, 96T, Infinite, Auto Quick Review of Idle Cycl ...
Idle Cycle Limit Common Options : 0T, 16T, 32T, 64T, 96T, Infinite, Auto Quick Review of Idle Cycle Limit The Idle Cycle Limit BIOS feature sets the number of idle cycles that is allowed before ...
October 08, 2017
| by Dr. Adrian Wong
Read more
DRAM Termination – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: September 25, 2017

DRAM Termination – The BIOS Optimization Guide
DRAM Termination Common Options : 50 Ohms, 75 Ohms, 150 Ohms (DDR2) / 40 Ohms, 60 Ohms, 120 Ohms (DDR3) ...
DRAM Termination Common Options : 50 Ohms, 75 Ohms, 150 Ohms (DDR2) / 40 Ohms, 60 Ohms, 120 Ohms (DDR3) Quick Review of DRAM Termination The DRAM Termination BIOS option controls the impedance ...
September 25, 2017
| by Dr. Adrian Wong
Read more
SDRAM Precharge Control – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: August 29, 2017

SDRAM Precharge Control – The BIOS Optimization Guide
SDRAM Precharge Control Common Options : Enabled, Disabled Quick Review of SDRAM Precharge Control ...
SDRAM Precharge Control Common Options : Enabled, Disabled Quick Review of SDRAM Precharge Control This BIOS feature is similar to SDRAM Page Closing Policy. The SDRAM Precharge Control BIOS fe ...
August 29, 2017
| by Dr. Adrian Wong
Read more
LD-Off Dram RD/WR Cycles – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: July 09, 2017

LD-Off Dram RD/WR Cycles – The BIOS Optimization Guide
LD-Off Dram RD/WR Cycles Common Options : Delay 1T, Normal Quick Review The LD-Off Dram RD/WR Cycl ...
LD-Off Dram RD/WR Cycles Common Options : Delay 1T, Normal Quick Review The LD-Off Dram RD/WR Cycles BIOS feature controls the lead-off time for the memory read and write cycles. When set to De ...
July 09, 2017
| by Dr. Adrian Wong
Read more
ZADAK Announces The ZADAK511 Shield RGB Series
Posted by Carolyn Ng
|Date: December 30, 2016

ZADAK Announces The ZADAK511 Shield RGB Series
Taipeh, 22 December 2016 – ZADAK Lab is thrilled to achieve the honor of being the only brand with the di ...
Taipeh, 22 December 2016 – ZADAK Lab is thrilled to achieve the honor of being the only brand with the distinction of having overcame the challenges of developing multi-colored LED illuminated SSDs an ...
December 30, 2016
| by Carolyn Ng
Read more
DRAM Bus Selection – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: November 15, 2016

DRAM Bus Selection – The BIOS Optimization Guide
DRAM Bus Selection Common Options : Auto, Single Channel, Dual Channel Quick Review The DRAM Bus S ...
DRAM Bus Selection Common Options : Auto, Single Channel, Dual Channel Quick Review The DRAM Bus Selection BIOS feature allows you to manually set the functionality of the dual channel feature. ...
November 15, 2016
| by Dr. Adrian Wong
Read more
Rank Interleave – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: October 23, 2016

Rank Interleave – The BIOS Optimization Guide
Rank Interleave Common Options : Enabled, Disabled Quick Review This BIOS feature is similar to SD ...
Rank Interleave Common Options : Enabled, Disabled Quick Review This BIOS feature is similar to SDRAM Bank Interleave. Interleaving allows banks of SDRAM to alternate their refresh and access c ...
October 23, 2016
| by Dr. Adrian Wong
Read more
Digital Locked Loop (DLL) – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: October 03, 2016

Digital Locked Loop (DLL) – The BIOS Optimization Guide
Digital Locked Loop (DLL) Common Options : Enabled, Disabled Quick Review The Digital Locked Loop ...
Digital Locked Loop (DLL) Common Options : Enabled, Disabled Quick Review The Digital Locked Loop (DLL) BIOS option is a misnomer of the Delay-Locked Loop (DLL). It is a digital circuit that al ...
October 03, 2016
| by Dr. Adrian Wong
Read more
Chipkill – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: August 31, 2016

Chipkill – The BIOS Optimization Guide
Chipkill Common Options : Enabled, Disabled Quick Review Chipkill is an enhanced ECC (Error Checki ...
Chipkill Common Options : Enabled, Disabled Quick Review Chipkill is an enhanced ECC (Error Checking and Correcting) technology developed by IBM. Like standard ECC, it can only be enabled if yo ...
August 31, 2016
| by Dr. Adrian Wong
Read more
Dynamic Idle Cycle Counter – The BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: July 04, 2016

Dynamic Idle Cycle Counter – The BIOS Optimization Guide
Dynamic Idle Cycle Counter Common Options : Enabled, Disabled Quick Review The Dynamic Idle Cycle ...
Dynamic Idle Cycle Counter Common Options : Enabled, Disabled Quick Review The Dynamic Idle Cycle Counter BIOS feature controls the memory controller's dynamic page conflict prediction mechanis ...
July 04, 2016
| by Dr. Adrian Wong
Read more
Fast R-W Turn Around – BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: June 12, 2016

Fast R-W Turn Around – BIOS Optimization Guide
Fast R-W Turn Around Common Options : Enabled, Disabled Quick Review When the memory controller re ...
Fast R-W Turn Around Common Options : Enabled, Disabled Quick Review When the memory controller receives a write command immediately after a read command, an additional period of delay is norma ...
June 12, 2016
| by Dr. Adrian Wong
Read more
DRAM Read Latch Delay – BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: May 30, 2016

DRAM Read Latch Delay – BIOS Optimization Guide
DRAM Read Latch Delay Common Options : Enabled, Disabled Quick Review This BIOS feature is similar to the ...
DRAM Read Latch Delay Common Options : Enabled, Disabled Quick Review This BIOS feature is similar to the Delay DRAM Read Latch BIOS feature. It fine-tunes the DRAM timing parameters to adjust for dif ...
May 30, 2016
| by Dr. Adrian Wong
Read more
SDRAM Burst Len – BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: April 17, 2016

SDRAM Burst Len – BIOS Optimization Guide
SDRAM Burst Len Common Options : 4, 8 Quick Review This BIOS feature allows you to control the len ...
SDRAM Burst Len Common Options : 4, 8 Quick Review This BIOS feature allows you to control the length of a burst transaction. When this feature is set to 4, a burst transaction can only compris ...
April 17, 2016
| by Dr. Adrian Wong
Read more
Team Group Delta Luminous Memory Series Launched
Posted by Carolyn Ng
|Date: April 01, 2016

Team Group Delta Luminous Memory Series Launched
Team Group Inc. today announced the launch of the all new generation of luminous memory for gaming – Delt ...
Team Group Inc. today announced the launch of the all new generation of luminous memory for gaming – Delta. Stability and performance are already the basic requirement for a high speed memory. With th ...
April 01, 2016
| by Carolyn Ng
Read more
Dynamic Counter – BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: March 06, 2016

Dynamic Counter – BIOS Optimization Guide
Dynamic Counter Common Options : Enabled, Disabled Quick Review of Dynamic Counter The Dynamic Cou ...
Dynamic Counter Common Options : Enabled, Disabled Quick Review of Dynamic Counter The Dynamic Counter BIOS feature controls the memory controller's dynamic page conflict prediction mechanism. ...
March 06, 2016
| by Dr. Adrian Wong
Read more
Team Group Dark Pro DDR4 Overclocking RAM Launched
Posted by Dr. Adrian Wong
|Date: January 05, 2016

Team Group Dark Pro DDR4 Overclocking RAM Launched
Team Group Inc., the world’s leading memory brand, today announced the launch of the all new generation o ...
Team Group Inc., the world’s leading memory brand, today announced the launch of the all new generation of overclocking memory for gaming – Dark Pro Series. Since every motherboard manufacturer is foc ...
January 05, 2016
| by Dr. Adrian Wong
Read more
32 Byte Granularity – BIOS Optimization Guide
Posted by Dr. Adrian Wong
|Date: December 20, 2015

32 Byte Granularity – BIOS Optimization Guide
32 Byte Granularity Common Options : Auto, Enabled, Disabled Quick Review The 32 Byte Granularity ...
32 Byte Granularity Common Options : Auto, Enabled, Disabled Quick Review The 32 Byte Granularity BIOS option determines the burst length of the DRAM controller. When set to Enabled, the DRAM c ...
December 20, 2015
| by Dr. Adrian Wong
Read more