PCI Archives - Tech ARP

PIRQ x Use IRQ No. from The Tech ARP BIOS Guide

Posted by Dr. Adrian Wong
|Date: March 26, 2018
| 0 comments

PIRQ x Use IRQ No. from The Tech ARP BIOS Guide

PIRQ x Use IRQ No. Common Options : Auto, 3, 4, 5, 7, 9, 10, 11, 12, 14, 15 Quick Review of PIRQ x ...

PIRQ x Use IRQ No. Common Options : Auto, 3, 4, 5, 7, 9, 10, 11, 12, 14, 15 Quick Review of PIRQ x Use IRQ No. The PIRQ x Use IRQ No. BIOS feature allows you to manually set the IRQ for a parti ...

March 26, 2018
| by Dr. Adrian Wong

| 0 comments

Read more
Byte Merge from The Tech ARP BIOS Guide

Posted by Dr. Adrian Wong
|Date: February 12, 2018
| 0 comments

Byte Merge from The Tech ARP BIOS Guide

Byte Merge Common Options : Enabled, Disabled Quick Review of Byte Merge The Byte Merge BIOS featu ...

Byte Merge Common Options : Enabled, Disabled Quick Review of Byte Merge The Byte Merge BIOS feature is similar to the PCI Dynamic Bursting feature. When enabled, the PCI write buffer accumulat ...

February 12, 2018
| by Dr. Adrian Wong

| 0 comments

Read more
PCI Pipelining – The Tech ARP BIOS Guide

Posted by Dr. Adrian Wong
|Date: December 26, 2017
| 0 comments

PCI Pipelining – The Tech ARP BIOS Guide

PCI Pipelining Common Options : Enabled, Disabled Quick Review of PCI Pipelining The PCI Pipelinin ...

PCI Pipelining Common Options : Enabled, Disabled Quick Review of PCI Pipelining The PCI Pipelining BIOS feature determines if PCI transactions to the memory subsystem will be pipelined. If the ...

December 26, 2017
| by Dr. Adrian Wong

| 0 comments

Read more
Delayed Transaction – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: July 16, 2017
| 0 comments

Delayed Transaction – The BIOS Optimization Guide

Delayed Transaction Common Options : Enabled, Disabled Quick Review of Delayed Transaction To meet ...

Delayed Transaction Common Options : Enabled, Disabled Quick Review of Delayed Transaction To meet PCI 2.1 compliance, the PCI maximum target latency rule must be observed. According to this ru ...

July 16, 2017
| by Dr. Adrian Wong

| 0 comments

Read more
Auto Detect DIMM/PCI Clk – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: May 09, 2017
| 0 comments

Auto Detect DIMM/PCI Clk – The BIOS Optimization Guide

Auto Detect DIMM/PCI Clk Common Options : Enabled, Disabled Quick Review The Auto Detect DIMM/PCI ...

Auto Detect DIMM/PCI Clk Common Options : Enabled, Disabled Quick Review The Auto Detect DIMM/PCI Clk BIOS feature determines whether the motherboard should actively reduce EMI (Electromagnetic ...

May 09, 2017
| by Dr. Adrian Wong

| 0 comments

Read more
Init Display First – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: May 01, 2017
| (1) Comment

Init Display First – The BIOS Optimization Guide

Init Display First Common Options : AGP or PCIe, PCI Quick Review The Init Display First BIOS feat ...

Init Display First Common Options : AGP or PCIe, PCI Quick Review The Init Display First BIOS feature allows you to select whether to boot the system using the PCIe / AGP graphics card or the P ...

May 01, 2017
| by Dr. Adrian Wong

| (1) Comment

Read more
PCI Prefetch – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: March 28, 2017
| 0 comments

PCI Prefetch – The BIOS Optimization Guide

PCI Prefetch Common Options : Enabled, Disabled Quick Review The PCI Prefetch feature controls the ...

PCI Prefetch Common Options : Enabled, Disabled Quick Review The PCI Prefetch feature controls the PCI controller's prefetch capability. When enabled, the PCI controller will prefetch data when ...

March 28, 2017
| by Dr. Adrian Wong

| 0 comments

Read more
CPU to PCI Write Buffer – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: November 07, 2016
| 0 comments

CPU to PCI Write Buffer – The BIOS Optimization Guide

CPU to PCI Write Buffer Common Options : Enabled, Disabled Quick Review The CPU to PCI Write Buffe ...

CPU to PCI Write Buffer Common Options : Enabled, Disabled Quick Review The CPU to PCI Write Buffer BIOS feature controls the chipset's CPU-to-PCI write buffer. It is used to store PCI writes f ...

November 07, 2016
| by Dr. Adrian Wong

| 0 comments

Read more
Graphics Aperture Size – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: October 30, 2016
| 0 comments

Graphics Aperture Size – The BIOS Optimization Guide

Graphics Aperture Size Common Options : 4, 8, 16, 32, 64, 128, 256 (in MB) Quick Review The Graphi ...

Graphics Aperture Size Common Options : 4, 8, 16, 32, 64, 128, 256 (in MB) Quick Review The Graphics Aperture Size BIOS feature does two things. It selects the size of the AGP aperture and it d ...

October 30, 2016
| by Dr. Adrian Wong

| 0 comments

Read more
AGP ISA Aliasing – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: August 14, 2016
| 0 comments

AGP ISA Aliasing – The BIOS Optimization Guide

AGP ISA Aliasing Common Options : Enabled, Disabled Quick Review The AGP ISA Aliasing BIOS feature ...

AGP ISA Aliasing Common Options : Enabled, Disabled Quick Review The AGP ISA Aliasing BIOS feature allows you to determine if the system controller will perform ISA aliasing to prevent conflict ...

August 14, 2016
| by Dr. Adrian Wong

| 0 comments

Read more
PCI Dynamic Bursting – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: July 25, 2016
| 0 comments

PCI Dynamic Bursting – The BIOS Optimization Guide

PCI Dynamic Bursting Common Options : Enabled, Disabled Quick Review This BIOS feature is similar ...

PCI Dynamic Bursting Common Options : Enabled, Disabled Quick Review This BIOS feature is similar to the Byte Merge feature. When enabled, the PCI write buffer accumulates and merges 8-bit and ...

July 25, 2016
| by Dr. Adrian Wong

| 0 comments

Read more
PCI Timeout – The BIOS Optimization Guide

Posted by Dr. Adrian Wong
|Date: July 20, 2016
| 0 comments

PCI Timeout – The BIOS Optimization Guide

PCI Timeout Common Options : Enabled, Disabled Quick Review To meet PCI 2.1 compliance, the PCI ma ...

PCI Timeout Common Options : Enabled, Disabled Quick Review To meet PCI 2.1 compliance, the PCI maximum target latency rule must be observed. According to this rule, a PCI 2.1-compliant device ...

July 20, 2016
| by Dr. Adrian Wong

| 0 comments

Read more